A layout design apparatus for arranging circuit elements and routing the circuit elements to perform a layout design of a logical circuit, includes path delay analysis means for performing delay analysis processing on a layout result which is obtained by performing a layout design of a logical circuit...http://www.google.fr/patents/US6145116?utm_source=gb-gplus-shareBrevet US6145116 - Layout design apparatus
