A semiconductor integrated circuit device having a mechanism of compensating not only circuit operational speed but also variations in leakage current, which includes: a main circuit constructed with CMOS device, a delay monitor for simulating a critical path of the main circuit constructed by a CMOS...http://www.google.fr/patents/US6847252?utm_source=gb-gplus-shareBrevet US6847252 - Semiconductor integrated circuit device
