A genlock circuit has a reference signal that is frequency divided to provide an internal vertical sync signal. When an external sync signal is present, the division ratio is temporarily changed to provide a slow locking of the internal sync signal to the external sync signal. This avoids picture disturbances....http://www.google.fr/patents/US4498103?utm_source=gb-gplus-shareBrevet US4498103 - Slow genlock circuit
