An improved computer system bus is disclosed that transitions between addressed data transfers and handshake data transfers on the fly and that performs burst within dynamic data sizing during a data transfer sequence without prematurely terminating the sequence and that changes between synchronous and...http://www.google.fr/patents/US5280623?utm_source=gb-gplus-shareBrevet US5280623 - Versatile peripheral bus
