SYSTEM FOR FABRICATING AND TESTING ASSEMBLIES CONTAINING WIRE BONDED SEMICONDUCTOR DICE
 Inventors: Rich Fogal; Steve Heppler, both of Boise, Id.
 Assignee: Micron Technology, Inc., Boise, Id.
 Appl. No.: 09/193,900  Filed: Nov. 18, 1998
Related U.S. Application Data
 Division of application No. 08/059,245, Apr. 13, 1998, Pat. No. 5,918,107.
 Int. CI.7 H01L 21/66
 U.S. CI 438/14; 438/15; 228/180.5;
 Field of Search 438/14, 15, 10,
438/617; 324/754, 755, 765; 228/180.5;
 References Cited
U.S. PATENT DOCUMENTS
5,153,507 10/1992 Fong et al 324/158 R
5,279,975 1/1994 Devereaux et al. .
5,391,892 2/1995 Devereaux et al 257/48
5,420,520 5/1995 Anschel et al. .
5,457,400 10/1995 Ahmad et al. .
5,483,175 1/1996 Ahmad et al. .
5,514,912 5/1996 Ogashiwa 257/784
5,591,920 1/1997 Price et al 73/828
5,657,284 8/1997 Beffa .
5,679,609 10/1997 Aimi et al. .
A method and system for fabricating electronic assemblies, such as multi chip modules, which include wire bonded semiconductor dice, are provided. Initially, dice having bond pads, and a substrate having corresponding bond pads, are provided. Using a wire bonding process, bonded connections are made between the bond pads on the dice, and the bond pads on the substrate. During the wire bonding process, electrical continuity in the bonded connections can be evaluated. Following wire bonding, but prior to subsequent processing of the assemblies, quick functionality tests can be performed to evaluate other electrical characteristics of the assemblies (e.g., gross functionality, open/short, pad leakage, cell defects). This permits defective assemblies to be identified prior to further processing. Once the assemblies have been completed, full functionality and parametric tests can be performed. An assembly for performing the method includes a conventional wire bonder; a tester having test circuitry for performing the required tests; and an electrical connector for establishing temporary electrical communication with the assembly.
18 Claims, 3 Drawing Sheets