Recherche Images Maps Play YouTube Actualités Gmail Drive Plus »
Recherche avancée dans les brevets | Images de page | Historique Web | Connexion

Brevets

  
[blocks in formation]

[ * ] Notice: This patent issued on a continued prosecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).

[21] Appl. No.: 08/770,349 [22] Filed: Dec. 20, 1996

[51] Int. CI. G06F 9/302

[52] U.S. CI 712/22; 708/524; 712/221;

712/223; 712/224

[58] Field of Search 364/736.04; 395/562,

395/564, 565, 800.09, 800.22; 708/524;

712/221, 223, 224, 22

[56] References Cited

U.S. PATENT DOCUMENTS

4,139,899 2/1979 Tulpule et al 712/224

[blocks in formation]

A microprocessor circuit is disclosed for instructions on an arithmetic/shift function performing standard operations (e.g., ALU instructions or Shift instructions) on instructions in a first cycle of operation, and a correction circuit responsive to the arithmetic/shift function for modifying the standard results provided by the arithmetic/shift function to results required by a SIMD instruction being executed. The arithmetic/shift function is an instruction provided by either an Arithmetic Logic Unit (ALU) or by a shift instruction. The correction circuit passes data, unchanged for logical instructions but provides condition codes according to the SIMD instruction.

19 Claims, 8 Drawing Sheets

[table][merged small][merged small]
[blocks in formation]
[merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][table][graphic][merged small]
[graphic]
« PrécédentContinuer »