Packages for stacked integrated circuit chip cubes

United States Patent m

Cipolla et al.

Illllllllllllllllllllllllll

US005343366A

[ii] Patent Number: 5,343,366 [45] Date of Patent: Aug. 30,1994

[54] PACKAGES FOR STACKED INTEGRATED CIRCUIT CHIP CUBES

[75] Inventors: Thoas M. Cipolla, Katonah; Paul W.

Coteus, Yorktown Heights, both of
N.Y.; Ioannis Damianakis, Montreal,
Canada; Glen W. Johnson, Yorktown
Heights, N.Y.; Peter G. Ledermann,
Peekskill; Linda C. Matthew,
Peekskill, N.Y.; Lawrence S. Mok,
Yorktown Heights, N.Y.

[73] Assignee: International Business Machines
Corporation, Armonk, N.Y.

[21] Appl. No.: 903,838

[22] Filed: Jun. 24,1992

[51] Int. C1.5 H01R 23/68

[52] U.S. CI 361/785; 257/685;

257/686; 257/723; 361/735; 361/744; 361/749;

361/807; 361/809

[58] Field of Search 257/685, 686, 723, 777,

257/700; 361/393, 394, 396, 400, 412, 413, 729, 736, 744, 749, 760, 772, 773, 774, 784, 790, 792, 807, 808, 809, 810; 437/205, 208, 915; 439/68,

69, 74

[56] References Cited

U.S. PATENT DOCUMENTS

2,568,242 9/1951 Matteson, Jr 439/47

2,602,413 7/1952 Miller 361/392

3,113,248 12/1963 Friedman 361/398

3,152,288 10/1964 Mittler 361/412

3,316,455 4/1967 Hucke, III 361/396

3,492,538 1/1970 Fergusson 361/412

3,515,949 6/1970 Michaels et al 361/396

3,705,332 12/1972 Parks 361/414

3,766,439 10/1973 Isaacson 361/398

4,237,522 12/1980 Thompson 228/180.2

4,396,140 8/1983 Jaffe et al 361/398

4,426,689 1/1984 Henle et al 361/398

(List continued on next page.)

This invention relates to three dimensional packaging of integrated circuit chips into stacks to form cuboid structures. Between adjacent chips in the stack, there is disposed an electrical interconnection means which is a first substrate having a plurality of conductors one end of which is electrically connected to chip contact locations and the other end of which extends to one side of the chip stack to form a plurality of pin-like electrical interconnection assemblies. The pin-like structures can be formed from projections of the first substrate having an electrical conductor on at least one side thereof extending from this side. Alternatively, the pin-like structures can be formed from conductors which cantilever from both sides of an edge of the first substrate and within which corresponding conductors from both sides are aligned and spaced apart by the first substrate thickness. The spaces contain solder and form solder loaded pin-like structures. The pin-like structures can be directly solder bonded to conductors on a second substrate surface or the pin-like structures can be adapted for insertion into apertures in a second substrate. The second substrate provides a means for electrically interconnecting a plurality of these cuboids. Preferably, the first and second substrates are circuitized flexible polymeric films. The second substrate is disposed on a third substrate, such as a PC board, with a resilient material therebetween which permits a heat sink to be pressed into intimate contact with an opposite side of the cuboid structures.

39 Claims, 11 Drawing Sheets

5,343,366

Page 2

U.S. PATENT DOCUMENTS

4,517,625 5/1985 Frink et al 361/415

4,549,200 10/1985 Ecker et al 361/397

4.574.331 3/1986 Smolley 361/393

4.658.332 4/1987 Baker et al 361/398

4,661,887 4/1987 Lin 361/405

4,703,984 11/1987 Mitchell, Jr 361/398

4,755,866 7/1988 Marshall et al 361/398

4,764,846 8/1988 Go 361/388

4,770,640 9/1988 Walter 361/393

4,773,868 9/1988 Heinecke 361/393

4,790,894 12/1988 Homma et al 228/180.2

4,830,264 5/1989 Bitaillou et al 228/180.2

4,868,712 9/1989 Woodman 361/396

4,886,461 12/1989 Smith 439/67

4,916,575 4/1990 Van Asten 361/399

4,922,376 5/1990 Pommer et al 361/400

4,953,058 8/1990 Harris 361/398

4,956,694 9/1990 Eide 361/396

4,956,746 9/1990 Gates, Jr. et al 361/396

4,972,298 11/1990 Casa et al 361/393

4,983,533 1/1991 Go 361/388

5,003,429 3/1991 Baker et al 361/398

5,031,072 7/1991 Malhi et al 361/393

5,037,311 8/1991 Frankeny et al 439/74

5,041,903 8/1991 Millerick et al 361/398

5,050,039 9/1991 Edfors 361/400