Mechanism for implementing vector address pointer registers in system having ...

VSS PA2 PA3 PA4 PA5 PA6 VCC PA7 PBO PB1 PB2 PB3 PB4 PB5 PB6 PB7 VSS

I I I I I I I I I I I! J I J I L

26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

I I

CCLK D7

I I I D6 D5 D4

I I I I I I I I I I I I

D3 D2 VCC VSS D1 VCC DO VSS CWR CRD CFS CAS /RA12

►a

CD 0

> US

tji

CO

sr
n
re

ON

3,

■u o

in in