A system and method for wafer scale integration optimized for medium die size integrated circuits by interconnecting a large number of separate memory (or other circuit) modules on a semiconductor wafer so as to electrically exclude both defective modules and defective interconnect/power segments, and...http://www.google.fr/patents/US5498886?utm_source=gb-gplus-shareBrevet US5498886 - Circuit module redundancy architecture
