Godbey et al., "Fabrication of Bond and Etch-Back Silicon Insulator
Using a Strained Si0 7Ge0 3 Layer as an Etch Stop," J. Electrical
Soc'y, vol. 137, No. 10 (1990) pp. 3219-3223.
Gray and Meyer, "Phase-Locked Loops," Analysis and Design of
Analog Integrated Circuits (1984) pp. 605-632.
Grillot et al., "Acceptor diffusion and segregation in (A^Ga^Jo 5
In0 5P heterostructures," J. App. Physics, vol. 91, No. 8 (2002), pp.
4891-4899.
Grutzmacher et al., "Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere," Applied Physics Letters, vol. 63, No. 18 (1993) pp. 2531-2533. Hackbarth et al., "Alternatives to thick MBE-grown relaxed SiGe buffers," Thin Solid Films, vol. 369, No. 1-2 (J2000) pp. 148-151. Hackbarth et al., "Strain relieved SiGe buffers for Si-baseed heterostructure field-effect transistors," J. Crystal Growth, vol. 201/202 (1999) pp. 734-738.
Halsall et al., "Electron diffraction and Raman studies of the effect
of substrate misorientation on ordering in the AlGalnP system," J.
App. Physics, vol. 85, No. 1 (1999), pp. 199-202.
Hamada et al., "A New Aspect of Mechanical Stress Effects in
Scaled MOS Devices," IEEE Trans, on Electron Devices, vol. 38,
No. 4 (1991), pp. 895-900.
Herzog et al., "SiGe-based FETS; buffer issues and device results,"
Thin Solid Films, vol. 380 (2000)pp. 36-41.
Herzog et al., "X-Ray Investigation of Boron- and Germanium-
Doped Silicon Epitaxial Layers," J. Electrochemical Soc'y, vol.
131, No. 12 (1984), pp. 2969-2974.
Hock et al., "Carrier mobilities in modulation doped Si[.xGex heterostructures with respect to FET applications," Thin Solid Films, vol. 336 (1998) pp. 141-144.
Hock et al., "High hole mobility in Si017Ge083 channel metaloxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition," Applied Physics Letters, vol. 76, No. 26 (2000) pp. 3920-3922.
Hock et al., "high performance 0.25 um p-type Ge/SiGe MODFETs," Electronics Letters, vol. 34, No. 19 (1998) pp. 18881889.
Holmes, "The Orientation Dependence of Etching Effects on Germanium Crystals," Acta Metallurgica, vol. 7, No. 4 (1959), pp. 283-290.
Hsu et al., "Surface morphology of related GexSi[.x films," Appl. Phys. Lett., vol. 61, No. 11 (1992), pp. 1293-1295. Huang et al., "High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate," Applied Physics Letters, vol. 76, No. 19 (2000) pp. 2680-2682.
Huang et al., "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," IEEE Electron Device Letters, vol. 17, No. 6 (1996), pp. 291-293.
Huang et al., "LOCOS-Induced Stress Effects on Thin-Film SOI Devices," IEEE Trans, on Electron Devices, vol. 44, No. 4 (1997), pp. 646-650.
Huang et al., "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits," IEEE J. Solid-State Circuits, vol. 33, No. 7 (1998) pp. 1023-1036.
Huang et al., "Carrier Mobility enhancement in strained Si-oninsulatoir fabricated by wafer bonding," 2001 Symp. on VLSI Tech., Dig. Tech. Papers, pp. 57-58.
Huang, et al., "Reduction of Source/Drain Series Resistance and Its
Impact on Device Performance for PMOS Transistors with Raised
Sij.xGex Source/Drain", IEEE Electron Device Letters, vol. 21, No.
9, (2000) pp. 448-450.
Hunt et al., "Highly Selective Etch Stop by Stress Compensation for
Thin-Film BESOI," 1990 IEEE/SOI Tech. Conf, pp. 145-146.
IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990,
"Optimal Growth Technique and Structure for Strain Relaxation of
Si-Ge Layerson Si Substrates," pp. 330-331.
lida et al., "Thermal behavior of residual strain in silicon-on-
insulator bonded wafer and effects on electron mobility," Solid-
State Electronics, vol. 43 (1999), pp. 1117-1120.
International Search Report for Related International Application
No. PCT/US2003/18007, Jan. 5, 2004.
Ishikawa et al., "Creation of Si-Ge-based SIMOX structures by low energy oxygen implantation," Proc. 1997 IEEE Int'l SOI Conf, pp. 16-17.
Ishikawa et al., "SiGe-on-insulator substrate using SiGe alloy grown Si(OOl)," Applied Physics Letters, vol. 75, No. 7 (1999) pp. 983-985.
Ismail et al., "Modulation-doped n-type Si-SiGe with inverted interface," Applied Physics Letters, vol. 65, No. 10 (1994) pp. 1248-1250.
Ismail, "Si/SiGe High-Speed Field-Effect Transistors," Electron
Devices Meeting, Washington, D.C. (1995) pp. 20.1.1-20.1.4.
Ito et al., "Mechanical Stress Effect on Etch-Stop Nitride and its
Impact on Deep Submicron Transistor Design," 2000 IEEE IEDM
Tech. Dig., pp. 247-250.
Jaccodine, "Use of Modified Free Energy Theorems to Predict
Equilibrium Growing and Etching Shapes," J. App. Physics, vol. 33,
No. 8 (1962), pp. 2643-2647.
Kearney et al., "The effect of alloy scattering on the mobility of holes in a Si[.xGex quantum well," Semicond. Sci Tech., vol. 13 (1998) pp. 174-180.
Kern, "Chemical Etching of Silicon, Germanium, Gallium, Arsenide, and Gallium Phosphide," RCA Review, vol. 39 (1978), pp. 278-308.
Kim et al., "A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier," IEEE Microwave and Guided Wave Letters, vol. 8, No. 8 (1998) pp. 293-295.
Koester et al., "Extremely High Transconductance Ge/Si04Ge06 p-MODFET's Grown by UHV-CVD," IEEE Electron Device Letters, vol. 21, No. 3 (2000) pp. 110-112.
Konig et al., "Design Rules for n-Type SiGe Hetero FETs," Solid
State Electronics, vol. 41, No. 10 (1997, pp. 1541-1547.
Konig et al., "p-Type Ge-Channel MODFET's with High
Transconductance Grown on Si Substrates," IEEE Electron Device
Letters, vol. 14, No. 4 (1993) pp. 205-207.
Konig et al., "SiGe HBTs and HFETs," Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.
Kummer et al., "Low energy plasma enhanced chemical vapor deposition," Mat. Sci. and Engineering B89 (2002) pp. 288-295. Kuznetsov et al., "Technology for high-performance n-channel SiGe modulation-doped field-effect transistors," J. Vac. Sci. Tech. B, 13(6) (1995) pp. 2892-2896.
Lang et al., "Bulk Micromachining of Ge for IR Gratings," J. Micromechanics and Microengineering, vol. 6, No. 1 (1996), pp. 46-48.
Langdo et al., (2000) "Preparation of Novel SiGe-free Strained Si on Insulator Substrates" IEEE Int'l SOI Conf, pp. 211-212 (XP002263057).
Larson, "Integrated Circuit Technology Options for RFIC's—Present Status and Future Directions," IEEE J. Solid-State Circuits, vol. 33, No. 3 (1998) pp. 387-399.
Leancu et al., "Anisotropic Etching of Germanium," Sensors and
Actuators, A46-47 (1995), pp. 35-37.
Lee et al., "CMOS RF Integrated Circuits at 5 GHz and Beyond",
Proc. of the IEEE, vol. 88, No. 10 (2000) pp. 1560-1571.
Lee et al., "Strained Ge channel p-type metal-oxide-semiconductor
field-effect transistors grown on Si[.xGex/Si virtual substrates,"
Applied Physics Letters, vol. 79, No. 20 (2001) pp. 3344-3346.
Lee et al., "Strained Ge channel p-type MOSFETs fabricated on
Si[.xGex/Si virtual substrates," Mat. Res. Soc. Symp. Proc., vol. 686
(2002) pp. A1.9.1-A1.9.5.
LeGoues et al., "Relaxation of SiGe thin films grown on Si/SiO2 substrates," Applied Physics Letters, vol. 75, No. 11 (1994), pp. 7240-7246.
Lehmann et al., "Implanted Carbon: An Effective Etch-Stop in Silicon," J. Electrochemical Soc'y, vol. 138, No. 5 (1991), pp. 3-4. Leitz et al., "Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs," Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.
Leitz et al., "Dislocation glide and blocking kinetics in compositionally graded SiGe/Si," J. App. Physics, vol. 90, No. 6 (2001) pp. 2730-2736.
Leitz et al., "Hole mobility enhancements in strained Si/Sij.yGey p-type metal-oxide-semiconductor field-effect transistors grown on
relaxed Si[.xGex (x<y) virtual substrates," Applied Physics Letters, vol. 79, No. 25 (2001) pp. 4246-4248.
Li et al., "Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects," J. Vac. Sci. Tech., vol. 20 No. 3 (2002) pp. 1030-1033.
Lochtefeld et al., "Investigating the Relationship Between Electron
Mobility and Velocity in Deeply Scaled NMOS via Mechanical
Stress," IEEE Electron Device Letters, vol. 22, No. 12 (2001), pp.
591-593.
Lu et al., "High Performance 0.1 um Gate-Length P-Type SiGe
MODFET's and MOS-MODFETs," IEEE Trans, on Electron
Devices, vol. 47, No. 8 (2000) pp. 1645-1652.
Maiti et al., "Strained-Si heterostructure field effect transistors,"
Semicond. Sci. Tech., vol. 13 (1998) pp. 1225-1246.
Maszara, "Silicon-On-Insulator by Wafer Bonding: A Review," J.
Electrochemical Soc'y, No. 1 (1991) pp. 341-347.
Meyerson et al., "Cooperative Growth Phenomena in Silicon/
Germanium Low-Temperature Epitaxy," Applied Physics Letters,
vol. 53, No. 25 (1988) pp. 2555-2557.
Mizuno et al., "Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS-Electron/Hole Mobility Enhancement," 2000 Symp. on VLSI Tech., Dig. Tech. Papers, pp. 210-211. Mizuno et al., "Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," IEEE Electron Device Letters, vol. 21, No. 5 (2000) pp. 230-232.
Mizuno et al., "High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," 1999 IEEE IDEM Tech. Dig., pp. 934-936.
Narozny et al., "Si/SiGe Heterojunction Bipolar Transistor with
Graded GAP SiGe Base Made by Molecular Beam Epitaxy," 1998
IEEE IEDM, pp. 562-565.
Nayak et al., "High-Mobility Strained-Si PMOSFET's," IEEE
Trans, on Electron Devices, vol. 43, No. 10 (1996) pp. 1709-1716.
O'Neill et al., "SiGe Virtual substrate N-channel heterojunction
MOSFETS," Semicond. Sci. Tech., vol. 14 (1999) pp. 784-789.
Ootsuka et al., "A Highly Dense, High-Performance 130nm node
CMOS Technology for Large Scale System-on-a-Chip Applica-
tions," 2000 IEEE IEDM Tech. Dig., pp. 575-578.
Ota et al., "Novel Locally Strained Channel Technique for High
Performance 55nm CMOS," 2002 IEEE IEDM Tech. Dig., pp.
27-30.
Ota et al., "Application of heterojunction FET to power amplifier for cellular telephone," Electronics Letters, vol. 30 No. 11 (1994) pp. 906-907.
Ozturk et al., "Advanced Si[.xGex Source/Drain and Contact Technologies for Sub-70 nm CMOS," 2002 IEEE IEDM Tech. Dig., pp. 375-378.
Ozturk, et al., "Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Sij.xGex Source/Drain Junctions for Nanoscale CMOS," 2003 IEEE IEDM Tech. Dig., pp. 497-500. Ozturk, et al., "Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS," Mat. Res. Soc. Symp. Proc., vol. 717, (2002), pp. C4.1.1-C4.1.12.
Ozturk, et al., "Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology," Extended Abstract of International Workshop on Junction Technology, (2001), pp. 77-82.
Palik et al., "Ellipsometric Study of the Etch-Stop Mechanism in Heavily Doped Silicon," J. Electrochemical Soc'y, vol. 132, No. 1 (1985), pp. 135-141.
Palik et al., "Study of Bias-Dependent Etching of Si in Aqueous KOH," J. Electrochemical Soc'y, vol. 134, No. 2 (1987), pp. 404-409.
Palik et al., "Study of the Etch-Stop Mechanism in Silicon," J. Electrochemical Soc'y, vol. 129, No. 9 (1982), pp. 2051-2059. Papananos, "Low Noise Amplifiers in MOS Technologies," and "Low Noise Tuned-LC Oscillator," in Radio-Frequency Microelectronic Circuits for Telecommunication Applications (1999) pp. 115-117, 188-193.
Parker et al., "SiGe heterostructure CMOS circuits and applications," Solid State Electronics, vol. 43 (1999) pp. 1497-1506.
Petersen, "Silicon as a Mechanical Material," Proc. of the IEEE, vol. 70, No. 5 (1982), pp. 420-457.
Powell et al., "New approach to the growth of low dislocation relaxed SiGe material," Applied Physics Letters, vol. 64, No. 14 (1994), pp. 1865-1858.
Rai-Choudhury et al., "Doping of Epitaxial Silicon," J. Crystal Growth, vol. 7 (1970), pp. 361-367.
Raley et al., "(100) Silicon Etch-Rate Dependence on Boron Concentration in Ethylenediamine-Pyrocatechol-Water Solutions," J. Electrochemical Soc'y, vol. 131, No. 1 (1984), pp. 161-170. Ransom et al., "Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's," IEEE Trans, on Electron Devices, vol. 38, No. 12 (1991) pp. 2695.
Reinking et al., "Fabricating of high-mobility Ge p-channel MOSFETs on Si substrates," Electronics Letters, vol. 35, No. 6 (1999) pp. 503-504.
Rim et al., "Enhanced Hole Mobilities in Surface-channel StrainedSi p-MOSFETs," 1995 IEDM, pp. 517-520.
Rim et al., "Fabrication and Analysis of Deep Submicron StrainedSi N-MOSFET's"; IEEE Trans, on Electron Devices, vol. 47, No. 7 (2000) pp. 1406-1415.
Rim, "Application of Silicon-Based Heterostructures to Enhanced
Mobility-Metal-Oxide-Semiconductor Field-Effect Transistors",
Ph.D. Thesis, Stanford University (1999) pp. 1-184.
Robbins et al., "Amodel of heterogeneous growth of Si[.xGex films
for hydrides," J. App. Physics, vol. 69, No. 6 (1991) pp. 3729-3732.
Sadek et al., "Design of Si/SiGe Heterojunction Complementary
Metal-Oxide-Semiconductor Transistors," IEEE Trans, on Electron
Devices (1996) pp. 1224-1232.
Sakaguchi et al., "ELTRAN® by Splitting Porous Si Layers," Proc. 195th Int'l SOI Symp., vol. 99-3 Electrochemical Soc'y (1999) pp. 117-121.
Schaffler,"High-Mobility Si and Ge Structures," Semiconductor
Sci. and tech., vol. 12 (1997) pp. 1515-1549.
Seidel et al., "Anisotropic Etching of Crystalline Silicon in Alkaline
Solutions," J. Electrochemical Soc'y., vol. 137, No. 11 (1990), pp.
3626-3632.
Senna et al., "Gallium Doping for Silicon Etch Stop in KOH,"
Transducers '95/Eurosensors IX, the 8th Int'l Conf. on Solid-State
Sensors and Actuators and Eurosensors IX (1995) pp. 194-195.
Shang et al., "The Development of an Anistropic Si Etch Process
Selective to GexSij.x Underlayers," J. Electrochemical Soc'y, vol.
141, No. 2 (1994), pp. 507-510.
Shimizu et al., "Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement," 2001 IEEE IEDM Tech. Dig., pp. 433-436.
Soderbarg, "Fabrication of BESOI-Materials Using Implanted Nitrogen as an Effective Etch Stop Barrier," 1989 IEEE SOS/SOI Tech. Conf, pp. 64.
Sugimoto et al., "A 2V, 500 MHz and 3V, 920 MHz Low-Power
Current-Mode 0.6 um CMOS VCO Circuit," IEICE Trans. Elec-
tron., vol. E82-C, No. 7 (1999) pp. 1327-1329.
Sundaram et al., "Electrochemical etching of Silicon by
Hydrazine," J. Electrochemical Soc'y, vol. 140, No. 6 (1993), pp.
1592-1597.
Sze, "Physics of Semiconductor Devices," (1991).
Takagi et al., "On the University of Inversion Layer Mobility in Si
MOSFET's: Part I-Effects of Substrate Impurity Concentration,"
IEEE Trans, on Electron Devices, vol. 41, No. 12 (1994) pp.
2357-2362.
Ternent et al., "Metal Gate Strained Silicon MOSFET's for Micro-
wave Integrated Circuits," IEEE (2000) pp. 38-43.
Thompson et al., "A 90 nm Logic Technology Featuring 50nm
Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects,
Low k ILD, and lum2 SRAM Cell," 2002 IEEE IEDM Tech. Dig.,
pp. 61-64.
Thompson et al., "A Logic Nanotechnology Featuring StrainedSilicon," IEEE Electron Device Letters, vol. 25, No. 4 (2004), pp. 191-193.
Ting et al., "Monolithic Integration of III-V Materials and Devices on Silicon," Part of the SPIE Conf. on Silicon-Based Optoelectronics, San Jose, CA, (1999), pp. 19-28.
Tiwari et al., "Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain," 1997 IEEE IEDM Tech. Dig., pp. 939-941.
Tsang et al., "Measurements of alloy composition and strain in thin GexSij.x layers," J. App. Physicsol. 75 No. 12 (1994) pp. 80988108.
Tweet et al., "Factors determining the composition of strained GeSi layers grown with disilane and germane," Applied Physics Letters, vol. 65, No. 20 (1994) pp. 2579-2581.
Uchino, et al., "A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-um CMOS ULSIs," 1997 IEEE IEDM Tech. Dig., pp. 479-482.
Usami et al., "Spectroscopic study of Si-based quantum wells with neighboring confinement structure," Semicon. Sci. Tech. (1997) (abstract).
Vol'fson et al., "Fundamental Absorption Edge of Silicon Heavily
Doped with Donor or Acceptor Impurities," Soviet Physics Semi-
conductors, vol. 1, No. 3 (1967), pp. 327-332.
Welser et al., "Electron Mobility Enhancement in Strained-Si
N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,"
IEEE Electron Device Letters, vol. 15, No. 3 (1994) pp. 100-102.
Welser et al., "Evidence of Real-Space Hot Electron Transfer in
High Mobility, Strained-Si Multilayer MOSFETs," 1993 IEEE
IDEM Tech. Dig., pp. 545-548.
Welser et al., "NMOS and PMOS Transistors Fabricated in Strained
Silicon/Relaxed Silicon-Germanium Structures," 1992 IEEE IDEM
Tech. Dig., pp. 1000-1002.
Welser, "The Application of Strained Silicon/Relaxation Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor FieldEffect Transistors," Ph.D. Thesis, Stanford University (1994) pp. 1-205.
Wolf et al., "Silicon Processing for the VLSI Era," vol. 1- Process Technology (1986) pp. 384-386.
Wu, "Novel Etch-Stop Materials for Silicon Micromachining," Thesis Submitted to the Massachusetts Institute of Technology Department of Materials Science and Engineering on May 9, 1997, pp. 1-62.
Xie et al., "Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain," The Physical Review Letters, vol. 73, No. 22 (1994) pp. 3006-3009.
Xie et al., "Very high mobility two-dimensional hole gas in Si/GexSij.x/Ge structures grown by molecular beam epitaxy," Applied Physics Letters, vol. 63, No. 16 (1993) pp. 2263-2264. Xie, "SiGe Field effect transistors," Mat. Sci. and Engineering, vol. 25 (1999) pp. 89-121.
Yamagata et al., "Bonding, Splitting and Thinning by Porous Si in ELTRAN®; SOI-Epi Wafer®," Mat. Res. Soc. Symp. Proc., vol. 681E (2001) pp. I8.2.1-I8.2.10.
Yeo et al., "Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET wth a SiGe/Si Heterostructure Channel," IEEE Electron Device Letters, vol. 21, No. 4 (2000) pp. 161-163. Yi et al., "Si^Ge./Si Multiple Quantum Well Wires Fabricated Using Selective Etching," Mat. Res. Soc. Symp. Proc., vol. 379 (1995), pp. 91-96.
Zhang et al., "Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques," Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.
Al-Bayati et al., "Exploring the limits of pre-amorphization implants on controlling channeling and diffusion of low energy B implants and ultra shallow junction formation," 2000 Conf. on Ion Implantation Tech., pp. 54-57.
Andrieu et al., "Co-integrated Dual Strained Channels on Fully Depleted sSDOI CMOSFETs with Hf02/TiN Gate Stack down to 15 nm Gate Length," 2005 IEEE Int'l SOI Conf. Proc., pp. 223-224. Partial International Search Report for Internation Patent Application No. PCT/US2006/035814, Feb. 7, 2007 (7 pages). Thean et al., "Performance of super-critical strained-si directly on insulator (SC-SSOI) CMOS based on high-performance PD-SOI technology," 2005 Symp. on VLSI Tech., Dig. Tech. Papers, pp. 134-135.
* cited by examiner
|
